PTO/SB/08A(10-01)
Approved for use through 10/31/2002, OMB 651-0031
US Patent & Tradement Office: U.S. DEPARTMENT OF COMMERCE
no persons are required to respond to a collection of information unless it contains a valid OMB control number. Substitute for form 1449A/PTO INFORMATION DISCLOSURE 08/903486 **Application Number** STATEMENT BY APPLICANT July 29, 1997 Filing Date **First Named Inventor** Forbes, Leonard 2811 **Group Art Unit Examiner Name** Mintel, W. Attorney Docket No: 00303.326US1

US PATENT DOCUMENTS									
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate			
DHR	US-3792465	02/12/1974	Collins, D. R., et al	340	324 R	12/30/1971			
1	US-5393999	02/28/1995	Malhi, S.	257	289	06/09/1994			
	US-5557122	09/17/1996	Shrivastava, R., et al	257	309	05/12/1995			
	US-5661312	08/26/1997	Weitzel, C. E., et al	257	77	03/30/1995			
	US-5734181	03/31/1998	Ohba, R., et al	257	77	05/20/2002			
	US-5798548	08/25/1998	Fujiwara,	257	319	05/17/1996			
	US-5808336	09/15/1998	Miyawaki, M.	257	315	05/05/1995			
	US-5926740	07/20/1999	Forbes, L., et al	438	763	10/27/1997			
	US-5989958	11/23/1999	Forbes, L.	438	257	08/20/1998			
	US-6130147	10/10/2000	Major, J.S., et al	438	604	03/18/1997			
	US-6297521	10/02/2001	Forbes, L., et al.	438	763	10/27/1997			

FOREIGN PATENT DOCUMENTS									
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T ²			
DHK	JP-57-126175	08/05/1982	Hamakawa, Y., et al	H01L	31/04				
m	JP-2203564	08/13/1990	Fujii, Y., et al	HO1L	29/46				

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
nn		BURNS, S.G. ,et al. , In: Principles of Electronic Circuits, West Publishing Co., St. Paul, MN,(1987),382-383	
1		BURNS, S.,et al., <u>In: Principles of Electronic Circuits</u> , West Publishing Company,(1987),pg. 380	
		CAPASSO, F., et al., "New Floating-Gate AlGaAs/GaAs Memory Devices with Graded-Gad Electron Injector and Long Retention Times", IEEE Electron Device Letters, (1988),pp. 377-379	
		NG, K., In: Complete Guide To Semiconductor Devices, McGraw-Hill, Inc. New York, (1995), pp. 322-328, 605-608	
		WOLF, S., "Semiconductor Memory Process Integration", Silicon Processing for The VLSI Era, Volume 2: Process Integration, (1990), pp. 623-628	
		SEP 10 2002 CHNOLUGY CLIVIER 28	RECEIVED
EXAMINER		Donghee Kanz DATE CONSIDERED 1-11-	63

Kanj **EXAMINER**

1-11-63